

# A Systolic Array for the Linear-Time Solution of Toeplitz Systems of Equations

RICHARD P. BRENT<sup>†</sup> and FRANKLIN T. LUK

# A Systolic Array for the Linear-Time Solution of Toeplitz Systems of Equations\*

RICHARD P. BRENT<sup>†</sup> and FRANKLIN T. LUK<sup>‡</sup>

*Abstract*—The solution of an  $(n+1) \times (n+1)$  Toeplitz system of linear equations on a one-dimensional systolic architecture is studied. Our implementation of an algorithm of Bareiss is shown to require only  $O(n)$  time and  $O(n)$  storage, i.e. constant storage per systolic processor.

*Key words and phrases*: Systolic arrays, Toeplitz matrices, linear equations, Bareiss algorithm, VLSI.

## 1. INTRODUCTION

Toeplitz systems of linear equations arise in many scientific and engineering applications, for some of which (e.g., signal processing) real-time solution is essential (cf. [25]). Recently, Binnend and Anderson [3], and Brent, Gustavson, and Yun [4] proposed procedures which, when applied to order- $(n+1)$  systems, require only  $O(n \log^2 n)$  time and  $O(n)$  space. The well known algorithms of Levinson [19], Durbin [10], Trench [28], Zohar [29], and Bareiss [2], all require time  $O(n^2)$  and space  $O(n)$  or  $O(n^2)$ . These algorithms are based on recursions due to Schur [23] and Szepty [27]. See also [6, 8, 9, 11, 12, 13, 14, 18, 20]. Unfortunately, the  $O(n \log^2 n)$ -time algorithms are quite complicated and may be slower than the  $O(n^2)$ -time methods if  $n$  is not sufficiently large (cf. Sexton [24]).

In this paper we study the efficient solution of Toeplitz systems on a systolic array of  $O(n)$  processors. We present an implementation of the Bareiss algorithm that requires  $O(n)$  time. Related work has recently been done independently by S. Y. Kung and Hu [16] (see also [17, 22]) and Ahmed, Delosme, and

\*Supported in part by U.S. Army Research Office grant DAAG 29-79-0124 and in part by the Centre for Mathematical Analysis and the Mathematical Sciences Research Centre at the Australian National University.

<sup>†</sup>Department of Computer Science, Australian National University, Canberra, ACT 2600, Australia.

<sup>‡</sup>Department of Computer Science, Cornell University, Ithaca, New York.

Morf [1]. However, our results are more desirable in two respects: we do not assume that the Toeplitz matrix is symmetric (although we can take advantage of this), and our storage requirements are  $O(n)$  instead of  $O(n^2)$ . This saving in storage is significant because large Toeplitz systems often arise in filtering and signal processing applications [10, 19, 25, 26]: values of  $n$  greater than 1000 are common. Kung and Hu use a slightly different procedure, the so-called symmetric Bareiss algorithm (see [2]). In Section 7 we show how it is also possible to implement the symmetric Bareiss method using only  $O(n)$  storage, except in a certain degenerate case, but the unsymmetric Bareiss method may still be preferred for reasons of numerical stability. Ahmed, Delosme, and Morf [1] use the HC algorithm [21] which requires the matrix to be positive definite.

## 2. THE BAREISS ALGORITHM

Let us describe the Bareiss algorithm [2] for the solution of

$$\mathbf{T}\mathbf{x} = \mathbf{b}, \quad (2.1)$$

where  $\mathbf{T}$  is a Toeplitz matrix of order  $(n+1)$  and  $\mathbf{b}$  a column vector:

$$\mathbf{T} = \begin{pmatrix} t_0 & t_1 & t_2 & \cdots & t_n \\ t_{-1} & t_0 & t_1 & \cdots & t_{n-1} \\ t_{-2} & t_{-1} & t_0 & \cdots & t_{n-2} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ t_{-n} & t_{-n+1} & t_{-n+2} & \cdots & t_0 \end{pmatrix}, \quad \mathbf{b} = \begin{pmatrix} b_0 \\ b_1 \\ b_2 \\ \vdots \\ \vdots \\ b_n \end{pmatrix} \quad (2.2)$$

For convenience we let the row and column indices run from 0 to  $n$  in this paper. The idea of Bareiss is to transform (2.1) successively into

$$\begin{aligned} \mathbf{T}^{(-1)}\mathbf{x} &= \mathbf{b}^{(-1)}, \mathbf{T}^{(1)}\mathbf{x} = \mathbf{b}^{(1)}, \mathbf{T}^{(-2)}\mathbf{x} = \mathbf{b}^{(-2)}, \mathbf{T}^{(2)}\mathbf{x} = \mathbf{b}^{(2)}, \\ \cdots, \quad \mathbf{T}^{(-n)}\mathbf{x} &= \mathbf{b}^{(-n)}, \mathbf{T}^{(n)}\mathbf{x} = \mathbf{b}^{(n)}, \end{aligned} \quad (2.3)$$

so that the final matrices  $\mathbf{T}^{(-n)}$  and  $\mathbf{T}^{(n)}$  are upper and lower triangular, respectively. We introduce the shift matrices

$$Z_{-i} = (z_{jk}^{(-i)}) = (\delta_{j-k-i}) \quad \text{and} \quad Z_i = (z_{jk}^{(i)}) = (\delta_{j-k+i}), \quad (2.4)$$

where  $\delta$  is the Kronecker delta, and let  $\mathbf{T}^{(0)} = \mathbf{T}$ ,  $\mathbf{b}^{(0)} = \mathbf{b}$ . The following recurrences then define the transformations on  $\mathbf{T}$  and  $\mathbf{b}$ :

$$\begin{aligned} \mathbf{T}^{(-i)} &= \mathbf{T}^{(-i+1)} - m_{-i} Z_{-i} \mathbf{T}^{(-i-1)}, \quad \text{with } m_{-i} = \frac{t_{0,0}^{(-i-1)}}{t_0}, \\ \mathbf{b}^{(-i)} &= \mathbf{b}^{(-i+1)} - m_{-i} Z_{-i} \mathbf{b}^{(-i-1)}, \\ \mathbf{T}^{(i)} &= \mathbf{T}^{(i-1)} - m_i Z_i \mathbf{T}^{(i-1)}, \quad \text{with } m_i = \frac{t_{0,i}^{(i-1)}}{t_{i,n}^{(i-1)}}, \\ \mathbf{b}^{(i)} &= \mathbf{b}^{(i-1)} - m_i Z_i \mathbf{b}^{(i-1)}. \end{aligned} \quad (2.5)$$

In (2.5) the effect of premultiplication by  $Z_{-i}$  is to downshift the matrix  $\mathbf{T}^{(i-1)}$  by  $i$  rows and to replace its first  $i$  rows by zeros. Similarly,  $Z_i$  upshifts  $\mathbf{T}^{(i-1)}$  by  $i$  rows and replaces its last  $i$  rows by zeros. Suppose that the matrix  $\mathbf{T}^{(-i+1)}$  (resp.  $\mathbf{T}^{(i-1)}$ ) has  $(i-1)$  null subdiagonals (resp. superdiagonals). The operations described by (2.5) will annihilate the  $i$ -th subdiagonal (resp. superdiagonal) without disturbing those already null elements. It follows that the matrix  $\mathbf{T}^{(-n)}$  (resp.  $\mathbf{T}^{(n)}$ ) will be upper (resp. lower) triangular.




Figure 1. Structure of  $\mathbf{T}^{(-i)}$  and  $\mathbf{T}^{(i)}$  in the Bareiss algorithm.

The Bareiss method will not fail as long as all the leading principal submatrices of the given matrix  $T$  are nonsingular. An LU-factorization, with  $L$  unit lower triangular, of  $T$  is then given by (c.f. Sweet [26])

$$\begin{aligned}
 T &= LU, \\
 L &= \frac{1}{t_0}(T^{(n)})T^2, \\
 U &= T^{(n-1)},
 \end{aligned}
 \tag{2.6}$$

and the superscript “ $T^2$ ” denotes matrix transpose about the main antidiagonal. The Bareiss method, thus, has the same numerical properties as Gaussian elimination without pivoting. In many applications  $T$  is either diagonally dominant or positive definite, so the lack of pivoting may not be too severe a handicap.

Sweet [26] shows that the Bareiss and the Trench-Zohar algorithms are closely related, but the Bareiss algorithm appears to be more amenable to parallel computation. For further comments on the numerical properties of these algorithms, see Sweet [26] and Cybenko [7]. In Section 7 we shall briefly discuss a symmetric variant of the Bareiss algorithm that can be more efficient when  $T$  is symmetric.

### 3. A SYSTOLIC ARRAY FOR FACTORIZING $T$

We present here a one-dimensional systolic array for computing the two triangular matrices  $T^{(n)}$  and  $T^{(n)}$ . The array consists of  $2n - 1$  processors  $P_{-n+1}, P_{-n+2}, \dots, P_{-1}, P_0, P_1, \dots, P_{n-1}$ , arranged from left to right. All processors are identical except for the middle one  $P_0$ . For simplicity we first assume that  $P_0$  can broadcast a scalar quantity to all other processors in constant time. This assumption will soon be dropped. The processor  $P_0$  has four registers  $U_0, U_0, D_0,$  and  $D_0$ , and each remaining processor  $P_k (k \neq 0)$  has two registers  $U_k$  and  $D_k$ . We denote the content of register  $R$  by  $[R]$ . Each processor has two output lines  $out_k$  and  $out_k$ , and two input lines  $inu_k$  and  $ind_k$ . The output line  $out_k$  is connected to the input line  $inu_{k-1}$ , for  $k=1, 2, \dots, n-1$ . The output line  $out_{-k}$  is connected to the input line  $ind_{-k+1}$ , for  $k=1, 2, \dots, n-1$ .




Figure 2. The processor array for  $n=4$ .







each processor  $Q_k$  can pass the multiplier to its right neighbor  $Q_{k+1}$  and if the operation of processor  $Q_k$  is delayed by  $k$  time steps relative to the operation of processor  $Q_0$ .

**Example 2.** (Bareiss [2, p. 415])

$$b = 120 \begin{bmatrix} 30 \\ 22 \\ 18 \\ 20 \\ 30 \end{bmatrix}$$

4.2	$m_4 = -\frac{1}{12}$	120	120	1600
3.2	$m_3 = -\frac{1}{10}$	120	384	
2.2	$m_2 = -\frac{1}{8}$	240	390	840
1.2	$m_1 = -\frac{2}{3}$	560	560	880

1.1	$m_{-1} = 2$	3600	2640	2160	2400
1.3	shift ←	-4560	-3120	-1920	-1200
2.1	$m_{-2} = -1$	-2560	-1360	-320	
2.3	shift ←	-2560	-1360	-320	
3.1	$m_{-3} = -\frac{2}{3}$	-1200	-60		
3.3	shift ←	-1200	-60		
4.1	$m_{-4} = -\frac{1}{2}$	0			
4.3	shift ←	0			

$$b^{(-4)} = \begin{bmatrix} 3600 \\ -4560 \\ -2560 \\ -1200 \\ 0 \end{bmatrix}$$

5. REGENERATING  $T^{(-n)}$  USING  $O(n)$  STORAGE

We consider the regeneration of the upper triangular matrix  $T^{(-n)}$  using only its last column and the  $2n$  multipliers  $m_{\pm i}$ . Our key idea is to run the elimination algorithm in Section 3 backwards:

$$\begin{aligned} T^{(i-1)} &= T^{(i)} + m_i Z_i T^{(i-1)}, \\ T^{(i+1)} &= T^{(i)} + m_{-i} Z_{-i} T^{(i-1)}, \end{aligned} \tag{5.1}$$

for  $i = n, n-1, \dots, 1$ . (Observe that rows 0 to  $i$  for  $T^{(-n)}$  are equal to rows 0 to  $i$  of  $T^{(i-1)}$ .) So our systolic array consists of  $n$  identical processors  $B_0, B_1, \dots, B_{n-1}$ . Each processor  $B_k$  has two registers  $U_k$  and  $D_k$ . Initially,

$$\begin{aligned} [U_k] &= 0, \quad \text{and} \\ [D_k] &= t_{i-k}^{(-n)}. \end{aligned} \tag{5.2}$$

for  $k=0, 1, \dots, n-1$ . We again assume for a moment that there is a broadcasting mechanism. Each processor  $B_k$  has two output lines  $out_k$  and  $out_{k+1}$  and one input line  $in_k$ . The lines  $out_k$  and  $in_{k+1}$  are connected, for  $k \geq 0$ .




Figure 4. A systolic array for generating  $T^{(-n)}$  ( $n=4$ ).

Only one processor,  $B_0$ , is active for the initial iteration. At the end of the  $i$ -th iteration,  $i \geq 1$ , processor  $B_j$  is activated for subsequent computations so that the  $(i+1)$  processors  $B_0, B_1, \dots, B_j$  are active during the  $(i+1)$ -st iteration. Each iteration consists of three steps. Let us describe the  $i$ -th iteration. At the first step, the multiplier  $m_{n+1-i}$  is broadcast to all the processors and the following computation is done:

$$(v) \equiv [U_k] + m_{n+1-i} [D_k], \tag{5.3}$$

for  $k=0, 1, \dots, i-1$ . The result (v) is stored in register  $U_k$ . The second step starts when the multiplier  $m_{n-1+i}$  is broadcast to all processors. Processor  $B_k$  ( $0 \leq k \leq i-1$ ) then computes

$$(vi) \equiv [D_k] + m_{n-1+i} [U_k], \tag{5.4}$$

outputs the result (vi) on out $_k$  and also stores the number in register  $D_k$ . The third step is but a shifting of the content of register  $U_k$  to register  $U_{k+1}$ , for  $k=0, 1, \dots, i-1$ . Register  $U_0$  will contain the number zero. The complete procedure stops after  $n$  iterations.

If we denote the output on line out $_k$  at the  $i$ -th iteration by  $d_k^{(i)}$ , the desired matrix  $T^{(-n)}$  is given by

$$T^{(-n)} = \begin{bmatrix} d_0^{(n)} & d_1^{(n)} & \dots & d_{n-1}^{(n)} & t_{0,n}^{(-n)} \\ d_0^{(n-1)} & \dots & d_{n-2}^{(n-1)} & t_{1,n}^{(-n)} \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ d_0^{(2)} & d_1^{(2)} & \dots & t_{n-2,n}^{(-n)} \\ d_0^{(1)} & \dots & t_{n-1,n}^{(-n)} \\ 0 & \dots & t_{n,n}^{(-n)} \end{bmatrix} \tag{5.5}$$

As before, we can argue that broadcasting is unnecessary as long as each processor can pass a scalar quantity to its right neighbor.

Since our primary concern is the solution of  $T^{(-n)}x = b^{(-n)}$  on a linear systolic array, it is interesting to note that we have regenerated the elements of  $T^{(-n)}$  in the exact order as required by the Kung-Leiserson algorithm for back substitution [15]. The details are given in the next section.

**Example 3.** (See Example 1).

4.3 shift $\rightarrow$	0	240	360	480
4.1 $m_1 = -\frac{2}{3}$	240	360	480	600
3.3 shift $\rightarrow$	0	40	80	120
3.1 $m_2 = -\frac{1}{8}$	40	80	120	
2.3 shift $\rightarrow$	0	30	60	
2.1 $m_3 = -\frac{1}{10}$	30	60		
1.3 shift $\rightarrow$	0	24		
1.1 $m_4 = -\frac{1}{12}$	24			

1.2 $m_{-4} = -\frac{1}{2}$	-300			
2.2 $m_{-3} = -\frac{2}{3}$	-320	-400		
3.2 $m_{-2} = -1$	-360	-480	-600	
4.2 $m_{-1} = 2$	120	240	360	480
	$B_0$	$B_1$	$B_2$	$B_3$

We get

$$T^{(-4)} = \begin{bmatrix} 120 & 240 & 360 & 480 & 600 \\ -360 & -480 & -600 & -720 & \\ -320 & -400 & -480 & -360 & \\ 0 & -300 & -360 & -288 & \end{bmatrix}$$



## 6. A COMPLETE ARCHITECTURE

We can construct one systolic array that solves the given equations  $T\mathbf{x} = \mathbf{b}$ . Because of the similarities in their operations, processors  $P_{\pm k}$  and  $Q_k$  ( $k \geq 0$ ) are combined into one super-processor  $S_k$  ( $k \geq 0$ ). We then program  $S_k$  ( $k \geq 0$ ) to do the regeneration of  $T^{-(n)}$  and the solution of  $T^{-(n)}\mathbf{x} = \mathbf{b}^{-(n)}$ .


Let us describe our linear array of  $n+1$  super-processors  $S_0, S_1, \dots, S_n$ . (The last processor  $S_n$  is needed for the back substitution.) In the Bareiss algorithm four triangular Toeplitz matrices

$$\alpha = \begin{bmatrix} \alpha_0 & & & & 0 \\ & \alpha_1 & & & \\ & & \ddots & & \\ & & & \alpha_1 & \\ & & & & \alpha_0 \end{bmatrix}, \quad \beta = \begin{bmatrix} \beta_0 & \beta_1 & & & \\ & \beta_1 & & & \\ & & \beta_0 & & \\ & & & \beta_0 & \\ & & & & \beta_0 \end{bmatrix}, \quad \gamma = \begin{bmatrix} \gamma_0 & & & & 0 \\ & \gamma_1 & & & \\ & & \gamma_1 & & \\ & & & \gamma_1 & \\ & & & & \gamma_0 \end{bmatrix}, \quad \text{and } \delta = \begin{bmatrix} d_0 & d_1 & & & \\ & d_1 & & & \\ & & d_0 & & \\ & & & d_1 & \\ & & & & d_0 \end{bmatrix}$$

are updated (see Figure 1). Now each processor  $S_k$  has registers to store  $\alpha_k, \beta_k, \gamma_k$ , and  $\delta_k$ . (When describing processor  $S_k$  we shall omit the subscripts and simply refer to registers  $\alpha, \beta, \gamma$ , and  $\delta$ .) Processor  $S_k$  requires four additional registers:  $\lambda_k$  for a multiplier  $m_{-j}$ ,  $\mu_k$  for a multiplier  $m_{+j}$ , and  $\xi_k$  and  $\eta_k$  which are associated with the right-hand side vector  $\mathbf{b}$  and the solution  $\mathbf{x}$ .

Data flows in both directions between adjacent processors, as shown in Figure 5. Hence, each processor needs five input and five output data paths denoted by inL1, inL2, inR1, inR2, inR3, outL1, outL2, outL3, outR1, and outR2 (see Figure 6).

Phase 1 (LU decomposition by the Bareiss algorithm)



Phase 2 (Back substitution to solve triangular system)




Figure 5. Data flow for systolic Toeplitz solver.




Figure 6. Systolic processor for Toeplitz systems.

Initialization is as follows:  $\alpha_k := t_{-(k+1)}$ ;  $\beta_k := t_k$ ;  $\gamma_k := t_{-k}$ ;  $\delta_k := t_{k+1}$ ;  $\lambda_k := 0$ ;  $\mu_k := 0$ ;  $\xi_k := b_{n-k-1}$ ;  $\eta_k := b_{n-k}$ ; all for  $0 \leq k \leq n$  (we assume that  $t_{-(n+1)} = t_{n+1} = b_{-1} = 0$  to cover end-conditions). Clearly this can be done in time  $O(n)$  if  $T$  and  $\mathbf{b}$  are available at either end of the systolic array.

We present the program executed by processor  $S_k$  ( $0 \leq k \leq n$ ) at time step  $1 \leq \tau \leq 4n$  in Figure 7. The final solution  $\mathbf{x}$  is given by  $x_k = \xi_k$ , where  $\xi_k$  is stored in register  $\xi$  of processor  $S_k$  after step  $4n$ . What follows are some observations concerning the program:

1. Processor  $S_k$  is active only if  $k < \tau < 2n - k$  (Phase 1) or  $2n + k \leq \tau \leq 4n - k$  (Phase 2). It is assumed that  $S_k$  knows its index  $k$  and the current value of  $\tau$  (though this could be avoided by the use of 1-bit systolic control paths).
2. Pairs of adjacent processors could be combined, since only one processor of each pair is active at each time step. This would increase the mean processor utilization from 25% to 50% (see observation 1 above).
3. Processor  $S_0$  performs floating-point divisions, other processors perform only additions and multiplications. A time step has to be long enough for six floating-point additions and multiplications, plus data transfers, during Phase 1 (less during Phase 2).
4. The Bareiss algorithm requires  $4 \cdot 5n^2$  multiplications as given, but a simple modification (transmitting  $1 + \lambda \mu$ ) will give time  $4n$  if we have  $\lceil \frac{n}{2} \rceil$  processors (see observation 2), each with six multiply-add units. The corresponding figures for the symmetric Bareiss algorithm for symmetric matrices (see Section 7) are  $4n^2$ ,  $4n$ , and 5.
5. An alternative for Phase 2 is the use of the Gohberg-Semencul formula [11]. But the formula is more expensive in terms of both operations and time, and it also fails to take advantage of the possible band structure of the matrix.

6. Processor  $S_k$  typically reads its input lines  $\text{inL}_1, \dots, \text{inR}_3$ , does some floating-point computations, and writes to its output lines  $\text{outL}_1, \dots, \text{outR}_2$ . Hence, pairs of input and output lines could be combined into single bidirectional lines (e.g.  $\text{inL}_1$  and  $\text{outL}_1$  could be combined).

```

{program for processor  $k$  at time step  $\tau$ ,  $0 \leq k \leq n$ ,  $1 \leq \tau \leq 4n$ }
if odd ( $\tau+k$ ) and ( $\tau > k$ ) and ( $\tau < 2n-k$ ) then {Phase 1-LU factorization}
begin
  if  $\tau > k+1$  then {accept inputs from processor  $k+1$ }
    begin  $\alpha := \text{inR}_1$ ;  $\delta := \text{inR}_2$ ;  $\xi := \text{inR}_3$  end;
    if  $k=0$  then {compute multiplier}  $\lambda := \alpha/\gamma$  else
      begin {accept multipliers from processor  $k-1$ }
         $\lambda := \text{inL}_1$ ;  $\mu := \text{inL}_2$ ;
         $\alpha := \alpha - \lambda * \gamma$ 
      end;
       $\beta := \beta - \lambda * \delta$ ;  $\eta := \eta - \lambda * \xi$ 
    if  $k=0$  then {compute multiplier}  $\mu := \delta/\beta$  else
      begin
         $\gamma := \gamma - \mu * \alpha$ ;
         $\delta := \delta - \mu * \beta$ ;
         $\xi := \xi - \mu * \eta$ 
      end;
       $\text{outL}_1 := \alpha$ ;  $\text{outL}_2 := \delta$ ;  $\text{outL}_3 := \xi$ ; {ignore  $\text{outL}_1$ -3 if  $k=0$ }
       $\text{outR}_1 := \lambda$ ;  $\text{outR}_2 := \mu$           {ignore  $\text{outR}_1$ -2 if  $k=n$ }
    end
  else if even ( $\tau+k$ ) and ( $\tau \geq 2n+k$ ) and ( $\tau \leq 4n-k$ ) then {Phase 2-back substitution}
    begin
      if  $\tau > 2n+k$  then begin  $\lambda := \text{inR}_1$ ;  $\mu := \text{inR}_2$ ;  $\eta := \text{inR}_3$  end;
      if  $k=0$  then begin  $\xi := \eta/\beta$ ;  $\delta := \mu * \beta$  end else
        begin
           $\xi := \text{inL}_1$ ;  $\delta := \text{inL}_2$ ;
           $\eta := \eta - \beta * \xi$ ;  $\delta := \delta + \mu * \beta$ 
        end;
         $\beta := \beta + \lambda * \delta$ ;
         $\text{outL}_1 := \lambda$ ;  $\text{outL}_2 := \mu$ ;  $\text{outL}_3 := \eta$ ; {ignore if  $k=0$ }
         $\text{outR}_1 := \xi$ ;  $\text{outR}_2 := \delta$           {ignore if  $k=n$ }
      end.
    end
  end.
end.

```

Figure 7. Systolic processor for Toeplitz equation solver.

## 7. SYMMETRIC TOEPLITZ MATRICES

For a symmetric matrix  $T$  we may use a symmetric version of the Bareiss algorithm [2]. This symmetric algorithm is the same in its LU-factorization phase as the procedure proposed by S. Y. Kung and Hu ([16], [17]). The symmetric Bareiss algorithm is same as (2.5) except that

$$\begin{aligned}
 m_{-i} &= \frac{t_{i,0}^{(-i)}}{t_{0,0}^{(-i)}}, \\
 m_i &= \frac{t_{0,i}^{(-i)}}{t_{n,n}^{(-i)}}, \\
 T^{(i)} &= T^{(i-1)} - m_i Z_i T^{(i-1)}.
 \end{aligned} \tag{7.1}$$

By symmetry, we get  $\alpha = \delta$ ,  $\beta = \gamma$  and  $\lambda = \mu$  (cf. [2] and [26]), and so we save some storage and communication cost. The penalty is that Phase 2 of the algorithm becomes trickier and involves division by  $(1-\lambda^2)$ , which may be undesirable from a numerical point of view.

With the initialization:

$$\begin{aligned}
 \alpha_k &= \begin{cases} t_{k+1} \\ 0 \end{cases} & \text{if } 0 \leq k < n, \\
 & & \text{if } k = n \\
 \beta_k &= t_k & 0 \leq k \leq n, \\
 \lambda_k &= 0 & \dots \\
 \mu_k &= 0 & \dots \\
 \xi_k &= \begin{cases} b_{n-k-1} \\ 0 \end{cases} & \text{if } 0 \leq k \leq n, \\
 & & \text{if } k = n \\
 \eta_k &= b_{n-k} & 0 \leq k < n,
 \end{aligned}$$

We present a program for processor  $S_k$  in Figure 8.

```

{program for processor k at time step  $\tau$ ,  $0 \leq k \leq n$ ,  $1 \leq \tau \leq 4n$ }
if odd ( $\tau+k$ ) and ( $\tau > k$ ) and ( $\tau \leq 2n-k$ ) then {Phase 1 - LU factorization}
begin
  if  $\tau > k+1$  then {accept inputs from processor  $k+1$ }
  begin
     $\alpha := \text{inR1}$ ,  $\xi := \text{inR2}$ 
    end;
  if  $k=0$  then {compute multiplier}
  begin
     $\lambda := \alpha/\beta$ ;  $\beta := \beta - \lambda * \alpha$ ;  $\eta := \eta - \lambda * \xi$ 
  end
  else
  begin {accept multiplier from processor  $k-1$ }
     $\lambda := \text{inL1}$ ;
    {! is temporarily local to processor k}
     $\Pi := \alpha$ ;  $\alpha := \alpha - \lambda * \beta$ ;
     $\beta := \beta - \lambda * \Pi$ ; {i.e.  $\beta := \beta(1 - \lambda^2) - \lambda \alpha$ }
     $\Pi := \eta$ ;  $\eta := \eta - \lambda * \xi$ ;
     $\xi := \xi - \lambda * \Pi$ 
  end;
  outL1 :=  $\alpha$ ; outL2 :=  $\xi$ ; {ignore if  $k=0$ }
  outR1 :=  $\lambda$  {ignore if  $k=n$ }
  else if even ( $\tau+k$ ) and ( $\tau \geq 2n+k$ ) and ( $\tau \leq 4n-k$ ) then {Phase 2 - back substitution}
  begin
    if  $\tau > 2n+k$  then
    begin
       $\lambda := \text{inR1}$ ;  $\eta := \text{inR2}$ 
    end;
    if  $k=0$  then
    begin
       $\xi := \eta/\beta$ ;  $\alpha := 0$ 
    end
    else
    begin
       $\xi := \text{inL1}$ ;  $\alpha := \text{inL2}$ ;  $\eta := \eta - \beta * \xi$ 
    end;
     $\alpha := (\alpha + \lambda * \beta) / ((1 - \lambda) * (1 + \lambda))$ ;
     $\beta := \beta + \lambda * \alpha$ ;
    outL1 :=  $\lambda$ ; outL2 :=  $\eta$ ;
    outR1 :=  $\xi$ ; outR2 :=  $\alpha$ 
  end.

```

Figure 8. Systolic processor for symmetric Toeplitz equation solver.

## 8. ACKNOWLEDGEMENT

The authors would like to thank C. Pottle for pointing out reference [16].

## 9. REFERENCES

- [1] H. A. Ahmed, J-M. Delosme, and M. Morf, Highly concurrent computing structures for matrix arithmetic and signal processing, *IEEE Computer* 15 (1982), 65-82.
- [2] E. H. Bareiss, Numerical solution of linear equations with Toeplitz and vector Toeplitz matrices, *Numer. Math.* 13 (1969), 404-424.
- [3] R. R. Bitmead and B. D. O. Anderson, Asymptotically fast solution of Toeplitz and related systems of linear equations, *Lin. Alg. Applic.* 34 (1980), 103-116.
- [4] R. P. Brent, F. G. Gustavson, and D. Y. Y. Yun, Fast solution of Toeplitz systems of equations and computation of Padé approximants, *J. Algorithms* 1 (1980), 259-295.
- [5] R. P. Brent and F. T. Luk, A systolic architecture for almost linear-time solution of the symmetric eigenvalue problem, Technical Report TR-CS-82-10, Department of Computer Science, Australian National University (1982).
- [6] A. Buckley, On the solution of certain skew symmetric linear systems, *SIAM J. Numer. Anal.* 14 (1977), 566-570.
- [7] G. Cybenko, The numerical stability of the Levinson-Durbin algorithm for Toeplitz systems of equations, *SIAM J. Sci. Statist. Comput.* 1 (1980), 303-320.
- [8] P. Delsarte, Y. Genin, and Y. Kamp, Schur parameterization of positive definite block-Toeplitz systems, *SIAM J. Appl. Math.* 36 (1979), 34-36.
- [9] P. Dewilde, A. Vieira, and T. Kailath, On a generalized Szegő-Levinson realization algorithm for optimal linear predictors based on a network synthesis approach, *IEEE Trans. Circuits and Systems* CAS-25 (1978), 663-675.
- [10] J. Durbin, The fitting of time-series models, *Rev. Inst. Internat. Statist.* 28 (1960), 233-244.
- [11] I. C. Gohberg and A. A. Semencul, On the inversion of finite Toeplitz matrices and their continuous analogs, *Mat. Issled* 2 (1972), 201-233. (In Russian)
- [12] J. Greer and A. Samet, On certain parallel linear system solvers, *SIAM J. Sci. Statist. Comput.* 2 (1981), 238-256.
- [13] J. H. Justice, The Szegő recursion relation and inverses of positive definite Toeplitz matrices, *SIAM J. Math. Anal.* 5 (1974), 503-508.
- [14] T. Kailath, A. Vieira, and M. Morf, Inverses of Toeplitz operators, innovations, and orthogonal polynomials, *SIAM Review* 20 (1978), 106-119.
- [15] H. T. Kung and C. E. Leiserson, Algorithms for VLSI processor arrays, in *Introduction to VLSI Systems* (by C. Mead and L. Conway), Addison-Wesley, Reading, Massachusetts (1980), 271-292.
- [16] S. Y. Kung and Y. H. Hu, Fast and parallel algorithms for solving Toeplitz systems, *Proc. Internat. Symp. on Mini- and Micro-computers in Control and Measurement*, San Francisco, California (May 1981).
- [17] S. Y. Kung, Impact of VLSI on modern signal processing, *Proc. USC Workshop on VLSI and Modern Signal Processing*, Los Angeles, California (November 1982), 123-132.
- [18] H. Lev-Ari and T. Kailath, Schur and Levinson algorithms for nonstationary processes, *Proc. IEEE Internat. Conf. on Acoustics, Speech, and Signal Processing*, New Jersey (1981), 860-864.
- [19] N. Levinson, The Wiener RMS (root mean square) error criterion in filter design and prediction, *J. Math. Phys.* 25 (1947), 261-278.
- [20] M. Morf, Doubling algorithms for Toeplitz and related equations, *Proc. IEEE Internat. Conf. on Acoustics, Speech, and Signal Processing*, Denver, Colorado (April 1980), 954-959.

- [121] M. Morf and J.-M. Delosme, Matrix decompositions and inversions via elementary signature-orthogonal transformations, *Proc. Internat. Symp. on Mini- and Micro-computers in Control and Measurement*, San Francisco, California (May 1981).
- [122] J. G. Nash and G. R. Nudd, Concurrent VLSI architectures for two-dimensional signal processing systems, *Proc. USC Workshop on VLSI and Modern Signal Processing*, Los Angeles, California (November 1982), 166–173.
- [123] J. Schur, Über Potenzreihen, die im Innern des Einheitskreises beschränkt sind, *J. für die Reine und Angewandte Mathematik* 147 (1917), 205–232.
- [124] H. Sexton, An analysis of an algorithm of Bitnepad and Anderson for the inversion of Toeplitz systems, manuscript.
- [125] J. M. Speiser and H. J. Whitehouse, Architectures for real-time matrix operations, *Proc. Government Microcircuit Applications Conf.*, Houston, Texas (1980).
- [126] D. R. Sweet, Numerical methods for Toeplitz matrices, Ph.D. Thesis, Department of Computer Science, University of Adelaide, May 1982.
- [127] G. Szegő, *Orthogonal Polynomials*, third edition, AMS Colloquium Pub. vol. 23, AMS, Providence, Rhode Island (1967).
- [128] W. F. Trench, An algorithm for the inversion of finite Toeplitz matrices, *J. Soc. Indust. Appl. Math* 12 (1964), 515–522.
- [129] S. Zohar, Toeplitz matrix inversion: the algorithm of W. F. Trench, *J. Assoc. Comput. Mach.* 16 (1969), 592–601.